EPM9320ALI84-10

high performance EPLD, PLCC, in-system-programmable, –2.0 to 7.0 V

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~100.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.00~100.00

PartNumber:: EPM9320ALI84-10

Brand:: Altera Corporation - ALTR | Pack: PLCC | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. jamby's store

(Hong Kong)

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-10-21

From Other Seller

Part Number:EPM9320ALI84-10
US $1.00 - 100.00
EKXG401ELL6R8MJ16S

US $5.00 - 5.00 / Piece
(0) Remove
FM31256-G

US $2.40 - 4.20 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EPM9320ALI84-10 is an in-system-programmable, high-density, high performance EPLD, which is based on Altera’s third-generation MAX architecture. Fabricated on an advanced CMOS technology, the EPM9320ALI84-10 provides 6,000 to 12,000 usable gates, pin-to-pin delays as fast as 10 ns, and counter speeds of up to 144 MHz.

Parametrics

EPM9320ALI84-10 absolute maximum ratings: (1)Supply voltage With respect to ground: –2.0 to 7.0 V; (2)DC input voltage: –2.0 to 7.0 V; (3)Supply voltage during in-system programming: –2.0 to 7.0 V; (4)DC output current, per pin: –25 to 25 mA; (5)Storage temperature No bias: –65 to 150 ℃; (6)Ambient temperature Under bias: –65 to 135 ℃; (7)Junction temperature Ceramic packages, under bias: 150 ℃; (8)PQFP and RQFP packages, under bias: 135 ℃.

Features

EPM9320ALI84-10 features: (1)High-performance CMOS EEPROM-based programmable logic devices (PLDs) built on third-generation Multiple Array MatriX (MAXR) architecture; (2)5.0-V in-system programmability (ISP) through built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface; (3)Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990; (4)High-density erasable programmable logic device (EPLD) family ranging from 6,000 to 12,000 usable gates; (5)10-ns pin-to-pin logic delays with counter frequencies of up to 144 MHz.