EPM3064ATC100-10N

Programmable Logic device, TQFP, –0.5 to 4.6 V, low–cost, high–performance

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~100.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.00~100.00

PartNumber:: EPM3064ATC100-10N

Brand:: Altera Corporation - ALTR | Pack: TQFP | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. jamby's store

(Hong Kong)

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-10-21

From Other Seller

Part Number:EPM3064ATC100-10N
US $1.00 - 100.00
TMS320C6414TBGLZA7

US $58.00 - 65.00 / Piece
(0) Remove
FM31256-G

US $2.40 - 4.20 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EPM3064ATC100-10N is a low–cost, high–performance Programmable Logic device, which is based on the Altera MAX architecture. Fabricated with advanced CMOS technology, the EPM3064ATC100-10N operates with a 3.3-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 4.5 ns, and counter speeds of up to 227.3 MHz.

Parametrics

EPM3064ATC100-10N absolute maximum ratings: (1)Supply voltage With respect to ground: –0.5 to 4.6 V; (2)DC input voltage: –2.0 to 5.75 V; (3)DC output current, per pin: –25 to 25 mA; (4)Storage temperature No bias: –65 to 150 ℃; (5)Ambient temperature Under bias: –65 to 135 ℃; (6)Junction temperature PQFP and TQFP packages, under bias: 135 ℃.

Features

EPM3064ATC100-10N features: (1)High.performance, low.cost CMOS EEPROM.based programmable logic devices (PLDs) built on a MAXR architecture; (2)3.3-V in-system programmability (ISP) through the built.in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability: ISP circuitry compliant with IEEE Std. 1532; (3)Built.in boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990; (4)Enhanced ISP features: Enhanced ISP algorithm for faster programming, ISP_Done bit to ensure complete programming, Pull-up resistor on I/O pins during in.system programming.